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Abstract—This paper addresses the problem of reliability and
makespan optimization of hardware task graphs in reconfig-
urable platforms by applying fault tolerance (FT) techniques to
the running tasks based on the exploration of the Pareto set
of solutions. In the presented solution, in contrast to existing
approaches in the literature, task graph scheduling, tasks paral-
lelism, reconfiguration delay, and FT requirements are taken into
account altogether. This paper firstly presents a model for hard-
ware task graphs, task prefetch and scheduling, reconfigurable
computer and a fault model for reliability. Then, a mathematical
model of an integer nonlinear multi-objective optimization prob-
lem is presented for improving the FT of hardware task graphs,
scheduled in partially reconfigurable platforms. Experimental
results show the positive impacts of choosing the FT techniques
selected by the proposed solution, which is named Pareto-based.
Thus, in comparison to non-fault-tolerant designs or other state-
of-the-art FT approaches, without increasing makespan, about
850% Mean Time To Failure (MTTF) improvement is achieved
and, without degrading reliability, makespan is improved by
25%. In addition, experiments in fault-varying environments
have demonstrated that the presented approach outperforms
existing state-of-the-art adaptive FT techniques in terms of both
MTTF and makespan.
Index Terms—Fault Tolerance, Optimization, Reconfigurable
Platforms, Reliability, Scheduling.
I. INTRODUCTION AND RELATED WORK
NEW-GENERATION safety- and mission-critical embed-ded systems, and especially space computing ones, de-
mand high performance, reliability, efficiency, and flexibility
[1]. In these systems, as the data collection rate surpasses the
data communication rate, increasing systems’ onboard data
processing is required to mitigate data transmission bottle-
necks. However, on-board computers are exposed to more
radiations in comparison to those processing data at the Earth
ground level, which leads to significant reliability degradations
[2]. Hence, reliability and performance should be considered
simultaneously for such systems [3].
Including hardware support in computations helps to speed
up the execution and gain a better performance, which was
traditionally done by using Application-Specific Integrated
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Circuits (ASICs). However, although ASICs are a very effi-
cient option, they suffer from: fixed functionality, increased
time-to-market of development, and expensive bug detection
or functionality improvement. Dynamically Reconfigurable
Hardware (DRH) is a key solution to address these drawbacks.
The DRH paradigm [4] is a combination of the two tradi-
tional computing paradigms: Application Specific Computing
(ASC) and General Purpose Computing (GPC). The most
widespread reconfigurable computers are SRAM-based Field
Programmable Gate Arrays (FPGAs), which offer a trade-off
between performance and flexibility [5], [6]. These devices
can be reconfigured multiple times at run-time, which makes
a single FPGA capable of executing multiple functionalities
in a time-multiplexed manner. This feature allows executing
hardware task graphs whose size is bigger than the FPGA, by
employing appropriate scheduling techniques [7].
Despite flexibility and good performance, as SRAM-based
FPGAs are frequently implemented with memory cells suscep-
tible to radiation-induced soft errors [8], they suffer from the
so-called Single Event Effects (SEEs) [9], such as Single Event
Upsets (SEUs), Multiple Bit Upsets (MBUs) and Multiple Cell
Upsets (MCUs). These upsets can lead to the FPGA function-
ality failure, therefore some Fault Tolerance (FT) techniques
are required to reduce the impacts of these upsets. However,
FT techniques imply several overheads (e.g. performance,
power consumption, hardware, and timing expenses) to the
system. Hence the FT techniques should be chosen appropri-
ately so that not only system reliability is increased, but also
the corresponding overheads do not increase significantly.
Several studies have concentrated on improving the reliabil-
ity and FT aspects of FPGAs without considering the schedul-
ing problem. These studies can be categorized into two groups
of mitigation techniques, namely: design-based methods and
recovery techniques. Design-based methods involve redun-
dancy and they can be applied at different granularities and
different levels of design, independently of the final application
[10], [11]. Recovery-based methods are especially designed
for reconfigurable computers to prevent fault accumulation
at run-time [12]. These methods employ scrubbing or task
reallocation to periodically refresh the contents of the memory
cells. In any case, most of the studies on FT techniques in
reconfigurable computers assume that all the tasks can be
placed simultaneously on the reconfigurable computer, and
therefore they have not taken any scheduling strategy into
account [13], [14]. Nevertheless, modern embedded systems
with reconfigurable coprocessors have very limited resources
availability [15]. Hence, scheduling techniques are required for
2the running applications to achieve an acceptable performance
in reconfigurable platforms.
However, very few studies have considered both scheduling
and FT techniques simultaneously. These methods try to
increase the reliability whereas a given performance is guar-
anteed. For instance, a Primary/Backup scheme is proposed in
[16] in order to support FT while scheduling. In [17], a real-
time fault-tolerant scheduling algorithm is presented so that,
by using a sufficient schedulability test condition, it schedules
hybrid hardware/software tasks that are able to tolerate fi
faults during task execution. Recently, we have investigated
the application of different FT strategies on different real-time
scheduling algorithms in reconfigurable platforms [18].
This paper presents an approach that enhances tradi-
tional scheduling methods by considering FT requirements of
the running applications, which are represented as Directed
Acyclic Graphs (DAGs) [19], (or simply Task Graphs (TG)
in the remainder of this paper), and that will run on a
reconfigurable computer. For that purpose, it applies active
redundancy-based FT techniques to the hardware tasks, by
applying a multi-objective optimization algorithm to improve
both their reliability and total execution time (which is known
as makespan). An As Soon As Possible (ASAP) scheduling
algorithm is used to steer the reconfiguration and execution
of the applications in the reconfigurable resources, by taking
the data dependencies among tasks and the configuration
overheads into account. Thus, this paper demonstrates how
this ASAP-based scheduling approach can be greatly improved
by considering both task execution time and applications
reliability simultaneously. In the proposed solution, task repli-
cation is used for FT and task reconfiguration is employed
as a recovery-based method. Experimental results will show
the positive effects of the presented solution in comparison
with other fixed FT techniques so that without degrading the
task graphs makespan, their Mean Time to Failure (MTTF)
can be improved significantly and vice versa. Supplementary
experiments in fault-varying environments will demonstrate
that the presented approach outperforms other state-of-the-art
adaptive FT techniques [10].
The remainder of the paper is organized as follows. Section
II describes the system model. Section III presents a mo-
tivational example. Next, Section IV presents the proposed
methodology. Section V gives the experimental evaluations
and the obtained results, and finally Section VI concludes the
paper and provides suggestions for future work.
II. SYSTEM MODEL
A. Task Model
In the proposed solution, hardware tasks are modeled as
DAGs, whose nodes represent computational tasks, and whose
edges indicate dependencies among the tasks. In this paper
each hardware task τi is modeled as follows:
τi = {CT i, CCi, TSi, SBi} (1)
where CT i is the computation time of Task τi, CCi is task
size in terms of Configurable Logic Blocks (CLBs) count
[20], TSi is task size in the configuration memory (number of
configuration bits), and SBi is the percent of sensitive bits of
the task. Any upset in a sensitive bit will eventually affect the
functionality of the corresponding task and leads to a failure
[21]. The number of sensitive bits of a design can be estimated
by means of fault injection, fault emulation or even radiation-
ground experiments [22].
Since the validity of the presented model has been verified
on a Virtex-5 FPGA, in this case the basic elements are the so-
called Configurable Logic Blocks (CLBs). However, this idea
can be easily ported to any other FPGA in the market, since
all of them feature any sort of basic elements, such as, for
instance, Logic Elements (LEs) in Altera architectures.
It is assumed that the task graph is executed successfully
if all the tasks are executed correctly [23]. In addition, it is
assumed that task graphs are soft real-time, that decreasing
makespan leads to increasing Quality of Service (QoS) [7],
such as the H.264 video encoder [24].
B. Reconfigurable Computer Model
The target FPGA features partial runtime reconfigurability
and it includes an array of CLBs, such that hardware tasks
are synthesized and mapped on a subset of them. Typically, in
partially reconfigurable systems, a CLB is not the minimum
addressable segment of the device that can be reconfigured
separately, but a group of them, which is referred to in this
paper as CLB group. Thus, the target partially reconfigurable
computer RC is characterized as:
RC =(RO,CO,GS,CD) (2)
where RO and CO indicate row count and column count (in
terms of CLBs) of the reconfigurable computer. GS stands for
CLB group size (in terms of CLB count in each group), and
finally CD is the configuration delay of a CLB group. The
configurations are carried out in a serial manner [7].
For practical reasons, it has been assumed that the tasks are
reconfigured in the target device following a 1D reconfigura-
tion model. In other words, tasks span the whole height of the
device, and occupy a number of columns of CLBs. Thus, the
number of columns of CLBs needed to implement Task τi on
the target reconfigurable device is shown as ColumnCountτi .
For a given Task τi, its size CCi (in terms of CLBs) and its
ColumnCountτi are related as follows:
ColumnCountτi =
⌈
CCi
RO
⌉
(3)
In the proposed solution, hardware tasks can be simultane-
ously placed on the reconfigurable computer as long as their
total column count is less than or equal to the device’s column
count CO [25], i.e.:∑
τk∈Running Tasks
ColumnCountτk ≤ CO (4)
C. Reliability and Fault Model
As indicated by [26], different altitudes above the Earth
surface have different soft error rates (SERs) that can be
measured per bit per time unit. In this work, the reliability
3model presented in [27] has been used. In this model, the
hardware tasks unreliability can be calculated as Qτi =
1−Rτi = P (Fτi) where Rτi is the task reliability and P (Fτi)
is the probability of failure of Task τi given j upsets during
its execution, j ≥ 1, i.e:
P (Fτi) =
∞∑
j=1
P (Fi,j) (5)
As not all the bits of a task are sensitive, let SBi indicate
“upset in a sensitive bit of Task τi”. Thus, P (Fi,j) is the
conditional probability of at least one bit flip in the sensitive
bits of Task τi, given j upsets:
P (Fi,j) = P (Ui,j)P (SBi | Ui,j) (6)
where P (SBi | Ui,j) = 1 − (1− SBi)j . As SERs follow
the Poisson distribution, Eq. (7) can be used to estimate the
probability of j bit flips in Task τi when it is running:
P (Ui,j) = e
−vi vi
j
j!
(7)
where vi = µ× TSi × (RT i + CT i), in which µ is the SER
expressed in bit per time unit [26], CT i is task computation
time, and RT i is residency time of Task τi indicating the time
elapsed from when it is configured until it starts its execution.
The SER can be estimated by some modeling tools such as
CREME96 [28].
Once the task unreliability Qτi is known, the failure rate
(number of failures per time unit per task) of a task during its
execution can be estimated as follows [2]:
λτi =
Qτi
CT i
(8)
And finally the Mean Time to Failure (MTTF) as an
indicator of reliability is easily calculated as:
MTTF τi =
1
λτi
=
CT i
Qτi
(9)
In this work, an active redundancy-based FT technique is
used for increasing task reliability [29]. With this technique,
by replicating Task τi for ri times, using 1 − out − of − ri
scheme, the unreliability of the fault-tolerant task τft,i is given
by [30]:
Qτft,i = 1−Rτft,i = 1−
ri∑
k=1
(
ri
k
)
(1−Qτi)k(Qτi)ri−k
(10)
Hence the unreliability of task graph TG is obtained as:
QTG = 1−RTG = 1−
∏
τft,k∈TG
(
1−Qτft,k
)
(11)
where RTG is reliability of the task graph after applying FT
techniques. Finally MTTF of the task graph is easily calculated
as:
MTTFTG =
MSTG
QTG
(12)
where MSTG is the makespan of TG.
D. Scheduling Model
To manage the execution of hardware task graphs, since
list-based scheduling techniques need little computation time
and provide sub-optimal but good schedules [7], the proposed
solution uses a non-preemptible As Soon As Possible (ASAP)
scheduler. Thus, first of all, the Starting Configuration Time
(SCT (τi)) of Task τi is determined taking into account the
tasks’ precedence constraints as follows:
SCT (τi) = max
{
AV L (RC, τi) , max
j∈PR(τi)
{FET (τj)}
}
(13)
where AV L (RC, τi) indicates the earliest time, after the
last task configuration, that the reconfigurable computer RC
is available and has free area to place all replicas of Task
τi, PR(τi) stands for the set of predecessors of τi, and
FET (τj) is the Finishing Execution Time of τj . As an
active redundancy-based FT technique is used, and also the
scheduling strategy is not preemptible, FET of task τi is
obtained as:
FET (τi) = SET (τi) + CT i (14)
in which SET (τi) denotes the Starting Execution Time of τi
(SET (τi)). Since Task τi can start its execution once it is
configured, we have:
SET (τi) = FCT (τi) (15)
where FCT (τi) is Finishing Configuration Time of τi. As
reconfigurations are carried out in a serial manner, FCT (τi)
is calculated as:
FCT (τi) = SCT (τi) + (CDi × ri) (16)
where CDi and ri denote configuration delay and the number
of redundancies of Task τi, respectively. Finally, the makespan
of the task graph is easily obtained as:
MSTG = max
τi∈TG
FET (τi) (17)
As it has been illustrated through Equations 13-16, in order
to allocate a new task in the reconfigurable device, a partial
reconfiguration process is required prior to its execution. This
is a time-consuming process, especially in case of replicated
tasks. This problem can be alleviated by applying a well-
known technique named task prefetch [15], [24], which con-
sists in configuring the tasks before they are ready to be
executed, in such a way that their configuration delay overlaps
with the execution time of precedent tasks. This technique
leads to achieve a better makespan which gives the opportunity
of using more FT techniques.
Thus, by taking task prefetch into account, SCT (τi) and
SET (τi) are reformulated as:
SCT (τi) = AV L (RC, τi) (18)
SET (τi) = max
{
FCT (τi) , max
j∈PR(τi)
{FET (τj)}
}
(19)
FCT (τi), FET (τi) and MSTG remain unchanged.
These ideas have been gathered in Algorithm 1. It deter-
mines the starting and finishing configuration and execution
4Algorithm 1 Configuration prefetch-aware ASAP scheduling
strategy algorithm
1: input TG //Task graph
2: input RC //Reconfigurable computer, RC = (RO, CO, GS, CD)
3: input Prefetch //Boolean, indicating task prefetch
4: τs = {τ1, τ2, . . . ., τn} //Sort tasks of TG based on ASAP strategy
5: while (τs 6= ∅) do
6: τi = FirstTask (τs)
7: if Prefetch then
8: SCT (τi) = AV L (RC, τi)
9: FCT (τi) = SCT (τi) + (CDi × ri)
10: SET (τi) = max{FCT (τi) , maxj∈PR(τi){FET (τj)}}
11: else
12: SCT (τi) = max{AV L (RC, τi) ,
maxj∈PR(τi){FET (τj)}}
13: SET (τi) = FCT (τi) = SCT (τi) + (CDi × ri)
14: end if
15: FET (τi) = SET (τi) + CT i
16: τs = τs / τi
17: end while
18: return maxτi∈τs {FET (τi)}
𝜏1
𝜏4
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𝜏2
𝜏6
𝜏5 𝜏7
𝜏8
𝜏9
Fig. 1. A sample task graph
times of the hardware tasks scheduled with the prefetch-aware
ASAP scheduling strategy. The input parameter Prefetch
indicates whether task prefetch will be applied or not.
In Algorithm 1, τs stores the set of unscheduled tasks,
sorted by the ASAP strategy. The values of SCT, FCT, and
SET of the tasks have been calculated in Lines 8-10, assuming
task prefetch. The same values for the case of having no task
prefetch have been obtained in Lines 12-13. Then FET of tasks
has been calculated in Line 15. Finally, the returned value is
the makespan of the task graph (Line 18).
III. MOTIVATIONAL EXAMPLE
To clarify the proposed models and solutions, an hardware
task graph with 9 tasks has been depicted in Figure 1. The
characteristics of the tasks have been tabulated in Table I and
those of the reconfigurable computer have been extracted from
the XilinxTM Virtex-5 XUPV5LX110T FPGA. Details of the
reconfigurable computer, and the measures of soft error rates
(SERs) are further elaborated in Subsection V-A. In addition
the unreliability and MTTF of the tasks in Table I have been
obtained from Eq. (5) and Eq. (9) respectively. On the other
hand Eq. (12) and Eq. (17) have been used to obtain the MTTF
and the makespan of the task graph, respectively.
As a first example, the presented task graph has been
scheduled by the ASAP strategy on the aforementioned re-
configurable computer without any FT techniques (Figure 2).
Then, in Figure 3 the same task graph featuring a Duplication
With Compare (DWC) FT technique is displayed. As Figure
TABLE I
CHARACTERISTICS OF THE TASK GRAPH DEPICTED IN FIGURE 1
Task Comp.
Time (ms)
CLB
Count
Config.
Delay (ms)
Unreliability MTTF
(ms)
τ1 121 242 46 9.08×10−4 1.33×105
τ2 21 59 11 3.64×10−5 5.77×105
τ3 151 120 22 5.23×10−4 2.89×105
τ4 319 189 36 1.84×10−3 1.73×105
τ5 361 588 106 6.23×10−3 5.79×104
τ6 274 653 117 5.21×10−3 5.26×104
τ7 82 215 39 5.21×10−4 1.57×105
τ8 96 409 75 1.16×10−3 8.25×104
τ9 200 344 64 2.08×10−3 9.63×104
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Fig. 2. Schedule of the sample task graph without any FT techniques
2 shows, the makespan of this task graph is 1381 ms, which
leads to a MTTF of 7.51 × 104 ms. By using DWC (Figure
3), the MTTF is improved to 2.29×107 ms, but the makespan
is increased to 1752 ms. As these two figures show, each task
requires some reconfiguration delay before execution, which
is in gray color in the figures.
Figure 3 has shown that applying fixed FT techniques to all
the tasks has positive effects on MTTF, but a negative impact
on makespan of the whole task graph. The methodology
presented in this paper aims at selecting different redundancy-
based FT techniques for the tasks, in order to find solutions
that improve MTTF, but at the cost of paying different (and yet
acceptable) levels of makespan degradation. It is noteworthy
to state that, since MTTF is an indicator of reliability, and
following Eq. (12) it depends on both reliability and makespan,
MTTF can be used to show reliability improvement only
when the makespan does not change. The following examples
will illustrate the presented methodology and will show the
potential benefits that can be obtained by using it.
To illustrate a case of MTTF improvement without deteri-
orating makespan, selective FT techniques have been chosen
for the tasks of Figure 2 and the result has been depicted
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Fig. 3. Schedule of the sample task graph with duplicated tasks. A great
reliability improvement is achieved, at the cost of deteriorating the makespan
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Fig. 4. Applying selective FT techniques to schedule of Figure 2. A good
reliability improvement is achieved, but without deteriorating makespan
in Figure 4. This solution has the same makespan of Figure
2 (1381 ms), but as tasks τ5 and τ7 use double and triple
redundancy respectively, following Eq. (12), the MTTF of the
task graph is increased from 7.51× 104 ms to 1.18× 105 ms.
These kind of redundancy-based FT techniques have been
widely studied in the literature. Thus, on one hand, triple re-
dundancy, also known as Triple Modular Redundancy (TMR)
or n-redundancy are well-known solutions to increase the
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Fig. 5. Applying selective FT techniques to schedule of Figure 3. A good
makespan improvement is achieved, but without deteriorating reliability
reliability of embedded systems, and it consists of instantiating
n copies of a task and then, voting the correct output. Since
this can be implemented in multiple ways, such as adding an
additional voting circuit [31] or in a time multiplexed manner
[32] (with different costs), in order not to lose generality,
the approach in this paper will assume that the cost of n-
redundancy is the hardware cost of the n−1 additional replicas
of the task. On the other hand, double redundancy, also known
as DWC, has also been investigated as an alternative to TMR
since it reduces the area overhead of triplication [33], [34].
Finally, the example of Figure 5 achieves a reliability
improvement and a makespan degradation between those of
Figure 3 and Figure 4. In this case, Tasks τ5 and τ7 are
triplicated, whereas Tasks τ1, τ3, τ4, τ6, τ8 and τ9 are
duplicated. Thus, in this example not only reliability improves,
but also the makespan decreases from 1752 ms to 1741 ms in
comparison with Figure 3. These examples have illustrated
how selective redundancy-based FT techniques can be used
in different manners to obtain a solution that satisfies the
users’ needs. Thus, some solutions can be acceptable for hard
real-time systems, whereas others can be used to improve the
Quality-of-Service (QoS) of the applications.
For the sake of simplicity, all these examples have been
obtained assuming a scheduler that does not implement con-
figuration prefetch. This technique makes possible to achieve
even better results, as it will be discussed in Section V.
6IV. THE PROPOSED METHODOLOGY
A. Problem Formulation
The proposed solution aims at selecting different FT tech-
niques for hardware tasks, such that, for each one of these
combinations, the reliability of the task graph is maximized
whereas its makespan is degraded as less as possible. The
explored solutions range between applying no FT techniques
to the tasks (minimum reliability and makespan) and applying
NMax redundancy to all of them (maximum reliability and
makespan), being NMax a fixed parameter known in advance.
The redundancy level of Task τi is then a Decision Variable
of the optimization problem and, in this paper, it is denoted
as ri. These variables take integer values indicating different
FT techniques. For instance, ri = 1 indicates no FT technique
for τi, ri = 2 denotes DWC and ri = 3 devotes to TMR.
As there are two optimization objectives (reliability and
makespan), a multi-objective optimization approach is used
to improve both objectives while respecting the task order
and device area constraints (the task order is determined in
advance by the underlying scheduling algorithm). Hence the
optimization problem is formulated as:
Maximize RTGft
Minimize MSTGft
Subject to ∑
τk∈Running Tasks
ColumnCountτk × rk ≤ CO
rk ∈
{
1, 2, . . . ,
⌊
CO
ColumnCountτk
⌋}
(20)
When dealing with optimization problems, it is easy and
straightforward to find an optimal solution in single-objective
optimization problems, so a decision variable vector that
minimizes (or maximizes) the sole objective function and
holds the constraints is considered as the optimization solution.
As the introduced problem is multi-objective, the concept of
optimality of single objective approaches cannot be directly
used, therefore a classification of the solutions is presented in
terms of Pareto optimality [35]. In the general case, if there
are k decision variables and b objective functions, we have:
• X = (r1, r2, . . . , rk) is a vector of decision variables.
• f (X) = {f1 (X) , f2 (X) , . . . , fb (X)} is a vector of
objective functions.
In terms of minimization, the following definitions of Pareto
optimality exist [36]:
1) Definition 1 (Pareto Optimal): A solution vector x∗ ∈ X
is a Pareto optimal solution if there is not any other point
x ∈ X such that ft(x) ≤ ft(x∗) for all t = 1, 2, . . . , b
and fs(x) < fs(x∗) for at least one s. Such solution is
called true Pareto optimal solution.
2) Definition 2 (Pareto Dominance): A dominance x,
dominates y (denoted as x  y) iff ft (x) ≤
ft (y) and ∃q s.t. fq (x) < fq (y) ; t, q ∈ {1, 2, . . . , b};
otherwise x and y are not better than each other. If
there are no solutions that dominate x, then x is a non-
dominated solution.
3) Definition 3 (Pareto Set): A set of all non-dominated
solutions {x∗|@x : x  x∗} is called a Pareto set.
4) Definition 4 (Pareto Front): The set of vectors in the
objective space that are pictures of elements of a Pareto
set, i.e. {f(x∗)|@x : x  x∗}.
The solution that the proposed methodology returns is
selected as the one among solutions of the Pareto set that best
complies with the user’s needs. This is indicated by means
of an input weight named α, 0 ≤ α ≤ 1. α = 1 stands
for maximum reliability optimization, whereas α = 0 means
minimum makespan degradation. Any value between 0 and 1
indicates an intermediate solution between these two ends.
B. Outline of the Proposed Solution
Based on the problem formulation and the aforementioned
definitions, the proposed Pareto-based technique, applies a
multi-objective optimization algorithm in order to obtain the
Pareto set of solutions. There are many approaches to convert
a multi-objective optimization problem to a single-objective
one. For example, ε-Constraint Approach and Weighted-Sum
Approach are two commonly used classical methods [35]. The
Weighted-Sum Approach converts a set of objectives into a
single one by multiplying each objective to the user-defined
weights. In spite that the latter approach is straightforward, it
has some drawbacks, e.g. choosing weight vectors uniformly
does not necessarily lead to a uniform set of Pareto optimal
solutions. For this reason, the ε-Constraint Approach has been
used to implement the proposed methodology. Thus, the multi-
objective optimization problem has been re-formulated by
holding one of the objectives and restricting the remaining
one as constraints. The general body of this approach is as
follows:
Minimize fµ (X)
Subject to
fi (X) ≤ εi, i = 1, 2, . . . , b and i 6= µ
Other Constraints . . .
(21)
In this formulation, the parameter εi denotes an upper bound
of the value of function fi. The pseudo-code of the proposed
methodology has been depicted in Algorithm 2. It is important
to note that, since the underlying scheduling strategy (ASAP)
is sub-optimal, the solution that this methodology returns is
sub-optimal as well.
In the presented technique, reliability is selected as the
single objective of the optimization problem and makespan is
considered as a constraint. It receives as inputs the task graph
TG, the reconfigurable computer RC, and the α parameter
discussed before. Then, the minimum and maximum values of
the makespan are obtained in Lines 7 and 8, respectively, in
order to find its lower and upper bounds. MSmin is obtained
by scheduling the input task graph without any FT techniques
and, in a similar way, MSmax is obtained by applying the
maximum redundancy level to the tasks (NMax).
In each iteration of the loop in Lines 10-19, a single
objective optimization problem (defined in lines 11-16) with
different constraints is solved, and the obtained result is stored
7Algorithm 2 Reliability and Makespan Optimization Algo-
rithm
1: input TG //Task graph
2: input RC //Reconfigurable computer, RC = (RO, CO, GS, CD)
3: input α //Degree of user’s preference for reliability improvement and
makespan degradation
4: DV ← Decision variables set (r1, r2, . . . , rn)//initially DV = ∅
5: PS ← Pareto set, initially PS = ∅
6: x∗ ← An optimization solution, initially x∗ = ∅
7: MSmin ← Schedule(TGnoFT , RC)
8: MSmax ← Schedule(TGNMaxFT , RC)
9: εi = MSmax
10: while (εi ≥ MSmin) do
11: //DV = solution of the following single objective optimization problem
12: Maximize RTGft
12: Subject to
13: MSTGft ≤ εi
14: rk ≥ 1
15: rk ≤
⌊
CO
ColumnCountτk
⌋
16:
∑
τk∈Running Tasks ColumnCountτk × rk ≤ CO
17: εi = MSTGft (DV )− 1
18: PS ← CompareParetoSets(PS, DV )
19: end while
20: x∗ ← SelectPreferredSolution(PS, α)
21: return x∗
in DV . After solving each problem, the CompareParetoSets
function updates the Pareto set, based on Definitions 1-3,
by comparing the previously found non-dominated solutions
with the current decision variable set (DV ). Finally, the most
desired user’s solution is selected by the SelectPreferred-
Solution function (Line 20). This function uses the α input
parameter to select the solution x∗∈Pareto Set such that:
R (x∗) = max{R (x) ;x∈Pareto Set &
R (x)≤ (RMin + ((RMax−RMin)× α))} (22)
where R (x∗) indicates the reliability of solution x∗, and RMin
and RMax denote the minimum and maximum reliability of
solutions, indicated in the Pareto front, respectively. The com-
plexity of Algorithm 2 is governed by that of the optimization
algorithm used to solve the problem presented in Lines 11-16.
Since the decision variables are the redundancy level of tasks
(ri) and they take integer values, the presented optimization
problem is integer nonlinear. It has been proven that there is no
polynomial-time optimal solution for optimization problems
with integer variables [37]. There exist many techniques to
solve the presented optimization problem, such as Outer
approximation, Generalized Benders decomposition, Extended
cutting-plane method, Branch and bound, and Branch and cut.
In the worst-case scenario, these methods take an exponential
number of iterations, but the properties of practical problems
are such that in practice these optimization methods often
work efficiently [38]. The experiments that have been carried
out (which are described in the next section) showed that the
proposed Pareto-based approach worked efficiently for the task
graphs that were evaluated. Thus, on average it requires totally
688 ms to generate the Pareto set of solutions. The experiments
have been run on a computer with an Intelr Core i5 2.4GHz
processor and a Windows 8.1 operating system.
V. EXPERIMENTAL RESULTS
A. Experimental Setup
This section presents experimental results on realistic task
graphs in order to evaluate the proposed Pareto-based ap-
proach. In these experiments, the task graphs have been
generated using P-Method [39], which is based upon the
probabilistic construction of a task graph adjacency matrix.
In order to generate appropriate task graphs for the target
reconfigurable computer, some changes have been made to
the P-Method, so that the parameters introduced in Eq. (1) are
considered in the task graph generation.
In the experiments, a realistic partial reconfigurable com-
puter is modeled and several real-world inspired task graphs
are randomly generated to be emulated on it. In this case,
the XilinxTM Virtex-5 XUPV5LX110T FPGA [40] has been
modeled, which features 160 rows and 54 columns of CLBs. In
this device, each CLB group has 20 CLBs and there are 8 CLB
groups per column. According to experimental measurements
made by our research group, each CLB group takes 3.53 ms
to be configured. Therefore RC = (160, 54, 20, 3.53).
The evaluated task graphs contain 10 tasks (to mimic H.264
and MP3 task graphs [24]), each of which is attributed with
realistic characteristics. The computation times are selected
between [10...500] ms [41]. Each task has a width and height
in the range of [7...42] CLBs to model hardware tasks between
49 and 1764 CLBs, such as UART reconfigurable core and the
Discrete Wavelet Transform reconfigurable core [42].
Task size TS depends on the number of occupied CLB
groups. For the XilinxTM Virtex-5 XUPV5LX110T, each CLB
group contains 36 frames and each frame has 1280 bits.
Sensitive bits are stated as a percentage of the task size. To
mimic real-world tasks, this parameter takes values ranging
between 7% [43] to upmost 35% [44] of the task size.
Based on the values of soft errors reported in [26], for differ-
ence altitudes of harsh environments, SERs take values ranging
between 1.0× 10−7 to 5.0× 10−3 upsets per bit per day. By
having a task graph and the SER, MTTF of tasks and task
graphs before and after applying FT techniques can be easily
obtained from Eqs. (9) and (12). The results are presented as an
average value of 100 independent runs of different task graphs.
The positive impacts of applying the presented methodology
are demonstrated in the next subsections.
B. MTTF Improvement
In the first experiment, the task graphs have been scheduled
without any FT techniques in order to obtain their MTTF
and makespan. Then, Algorithm 2 has been applied with and
without considering task prefetch (illustrated in Algorithm 1).
From all the obtained points of the Pareto set, the solutions
with a makespan equal to the case with no FT technique but
a higher MTTF has been selected.
Different task characteristics have different impacts on
MTTF of the task graph. In this experiment, the effects of
task CLB count and task computation time on the MTTF
improvement are examined. It is noteworthy to state that, since
8TABLE II
RELIABILITY IMPROVEMENT ACHIEVED FOR TASK GRAPHS WHOSE TASKS
FEATURE DIFFERENT CLB COUNTS (FPGA SIZE: 8640 CLBS)
Without Task
Prefetch
With Task
Prefetch
# CLBs
(Size Ratio)
Basic
MTTF
Optimal
MTTF
MTTF
Improve
Optimal
MTTF
MTTF
Improve
50 (0.006) 8.26×105 1.02×106 +23.07% 7.85×106 +849.76%
100 (0.012) 5.20×105 6.25×105 +20.10% 4.36×106 +739.02%
200 (0.023) 2.73×105 3.32×105 +21.67% 1.76×106 +545.15%
500 (0.057) 1.39×105 1.55×105 +12.08% 4.67×105 +236.61%
1000 (0.116) 8.84×104 9.65×104 +9.15% 1.17×105 +31.99%
1500 (0.174) 7.26×104 7.77×104 +7.06% 8.13×104 +11.91%
TABLE III
THE RELIABILITY IMPROVEMENT ACHIEVED FOR TASK GRAPHS WHOSE
TASKS FEATURE DIFFERENT COMPUTATION TIMES
Without Task
Prefetch
With Task
Prefetch
Cmpt.
Time
Basic
MTTF
Optimal
MTTF
MTTF
Improve
Optimal
MTTF
MTTF
Improve
50 2.86×105 2.91×105 +1.65% 2.91×105 +1.85%
100 1.88×105 1.94×105 +3.18% 1.96×105 +4.17%
200 1.19×105 1.25×105 +4.93% 1.40×105 +17.44%
300 9.72×104 1.05×105 +7.79% 1.59×105 +63.29%
400 8.80×104 9.62×104 +9.33% 2.34×105 +166.35%
500 8.15×104 9.16×104 +12.35% 3.67×105 +350.56%
task size and configuration delay depends on task CLB count,
their effects are not experimented separately.
Task graphs whose tasks feature sizes ranging from 50 to
1500 CLBs have been evaluated (Table II). This table also
presents the tasks’ Size Ratio, which categorizes different
relative task sizes with respect to the device CLB count (8640
CLBs). Thus, by applying the proposed solution and when the
scheduler does not apply task configuration prefetch, with-
out deteriorating makespan, the MTTF improvement varies
from 7.06% to 23.07% (Columns 3-4). Applying prefetch
yields even better results (Columns 5-6). In this case, MTTF
improvement varies from 11.91% to 849.76% which is, on
average, 26 times higher. Thus, by applying the proposed
solution, the makespan of task graphs could be held constant
while its MTTF is substantially improved. In addition, this
improvement is more significant for tasks with lower size ratio.
Another experiment has been performed in which task
computation time changes from 50 ms to 500 ms (Table
III). This table shows moderate improvements when no task
prefetch is used, but very good ones when using this technique
on the scheduler, especially for large task computation times.
Although these MTTF improvements are achieved without
deteriorating makespan, the experiments show that the con-
figuration delay is a serious limitation to the MTTF improve-
ment and when the configuration delay decreases due to task
prefetch, the MTTF improvement is more significant. The
experiments with task prefetch show a MTTF improvement
that is, on average, 15.38 times higher than their counterparts
without using task prefetch.
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Fig. 6. Comparison of MTTF and makespan improvement with the fixed FT
technique DWC
C. Comparison with fixed FT technique: DWC
In the second experiment (Figure 6), all the task graphs
have been enhanced with the DWC FT technique [45] and
then their reliability and makespan have been compared with
the proposed technique. The objective is to observe how
the Pareto-based solutions, which feature different trade-offs
between reliability improvement and makespan degradation
for different values of the α parameter, outperform DWC.
Similarly as in previous experiments, two cases have been
examined: scheduling with and without task prefetch.
As Figure 6 shows, by decreasing α from 1 to 0, the relia-
bility is degraded from 0% to 2.6%. The more the reliability
is degraded with respect to DWC (lower α value), the better
makespan improvement is achieved and this improvement
is more significant when task prefetch is applied. With no
prefetch, the makespan improvement ranges from 27 to 1325
ms (from 0.5% to 31%) whereas by applying task prefetch, a
makespan improvement from 1094 to 2195 ms is achieved
(from 25% to 52%). This experiment clearly shows how
different degrees of makespan improvement can be achieved
based on the user’s preferences.
D. Comparison with Adaptive Fault Tolerance
Recently Jacobs et al. in [10] have introduced a com-
prehensive framework for adaptive fault tolerance in space
computing and SER-varying environments. Their approach,
named “three-mode adaptive strategy”, employs different FT
techniques for different ranges of SERs, and in each SER, a
fixed FT technique is used for all the tasks. In this approach,
single tasks are executed when the SER is lower than 10% of
the expected fault rates, triplicated tasks are executed when
the SER is above 50% of the expected fault rates, and tasks
are duplicated otherwise. This technique assumes that all the
running tasks fit in the reconfigurable computer and hence it
does not implement any scheduling strategy.
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To make a fair comparison with Jacobs’s strategy, our ASAP
scheduling technique without task prefetch has been added to
the Jacobs’ approach. To do the comparison, after applying the
proposed Pareto-based technique to the input task graphs, two
solutions have been chosen: 1) The one that most improves
the MTTF without deteriorating makespan, and 2) The one
that most improves makespan without degrading reliability.
The results are illustrated in Figure 7. As this figure shows,
in the first SER range (0% → 10%), Jacobs uses a single
module technique, therefore even by using our approach, the
makespan could not be improved, but the MTTF can be
improved easily. For higher SERs, both makespan and MTTF
are improved without degrading the other metric. In addition,
within the same range, the MTTF and makespan improvements
are more significant as the SER increases. The obtained results
demonstrate that, although adaptive FT techniques in SER-
varying environments have positive impact on the system
performance, our technique achieves even better results.
VI. CONCLUSIONS AND FUTURE WORK
This paper has addressed the problem of reliability and
makespan optimization of hardware task graphs in reconfig-
urable platforms, by applying redundancy-based FT techniques
to the running tasks. The proposed problem has been for-
mulated as a multi-objective integer nonlinear optimization
problem, which uses an ASAP-based scheduler with task
configuration prefetch to steer the execution of the tasks in
the device. It involves the exploration of the solutions space
in order to find a set of solutions that offer different trade-offs
between reliability improvement and makespan degradation.
Experimental results have demonstrated the positive effects
of the proposed technique. Experiments have been performed
on real-world-inspired hardware task graphs. Thus, by using
the proposed technique, the reliability of task graphs can be
improved without any makespan degradation, and vice-versa.
Applying task prefetch to the underlying scheduling strategy
leads to even more significant improvements. The presented
technique also outperforms the adaptive FT strategy described
in [10], for fault-varying environments.
For future work, we want to extend this approach by
adding a placement-aware optimization approach and to study
different reconfiguration area models.
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